





VISION: Define and transform atomic dimension research to high volume industrial production. Design chemical vapor deposition (CVD) processes & reactor chambers for advanced logic & memory chip manufacturing through small geometry ($\leq 10\text{nm}$), high aspect ratio ($\geq 20:1$) dielectric gap fill methods.

TECHNOLOGY CHALLENGE & FOCUS:

- Interoperate, enable new transistor architectures & materials
- Invent diverse gap fill dielectrics for self-aligned patterning



	Past	Present	Future
Transistor Feature Size	10,000nm (1971) 	14nm (2015) 	$\leq 5\text{nm}$
Transistor Count	2,300	1,300,000,000	(in R&D)
Cost per 1000 Transistors	\$150	\$0.0003	:



Applied Materials Producer[®] GT System